![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltext_open_medium.gif)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltext_restricted_medium.gif)
Design of Standard Cell ASIC's Using Self Gated Resonant Clocked Flip Flop
Subscribe/Renew Journal
Efforts to reduce power consumption of digital CMOS circuits have been in progress for nearly three decades. As a result, a number of well understood and proven techniques for reducing dynamic and leakage power have been developed. These methods are implemented thoroughly in the circuit level. So we have to shift our concentration towards high level circuits. One of the example for high level circuit is a standard cell Application Specific Integrated Circuit (ASIC). Reducing the power and delay of standard cell ASIC can improve the performance of the system designed using these. A major contributor to the total power in modern microprocessors is the clock distribution network, which can dissipate as much as 70% of the total power for high performance applications. Self-gated resonant-clocked flip-flop optimized for power efficiency and signal integrity achieves reduced dynamic power dissipation, in addition to the negative setup time, which makes the design more tolerant to the clock skew. This feature also reduces the D-Q delay, thus improving the timing performance of the flip-flop. The advantages of the Self gated resonant clocked flip-flop are implemented on standard cell ASICs. Cadence EDA tools and the 180nm process technology files have been used to substantiate the merits of the proposed design.
Keywords
Application Specific Integrated Circuit (ASIC), SGR Clocked Flip-Flop.
Subscription
Login to verify subscription
User
Font Size
Information
- N. Kulkarni, J. Yang, J-S. Seo and S. Vrudhula, “Reducing Power, Leakage, and Area of Standard-Cell ASICs Using Threshold Logic Flip-Flops”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 24, No. 9, pp. 2873-2886, 2016.
- J.J.D. Jawahar, S.M.S. Murthy and K.B.V. Somasundaram, “Self-Gated Resonant-Clocked Flip-Flop Optimised for Power Efficiency and Signal Integrity”, IET Circuits, Devices & Systems, Vol. 10, No. 2, pp. 94-103, 2016.
- P.R. Panda, B.V.N. Silpa, A. Shrivastava and K. Gummidipudi, “Power-Efficient System Design”, Springer Science and Business Media, 2010.
- B. Nikolic, V.G. Oklobdzija, V. Stojanovic, W. Jia, J.K.S. Chiu and M.M.T. Leung, “Improved Sense-Amplifier-Based Flip-Flop: Design and Measurements”, IEEE Journal of Solid-State Circuits, Vol. 35, No. 6, pp. 876-884, 2000.
- B. Voss and M. Glesner. “A low Power Sinusoidal Clock”, Proceedings of IEEE International Symposium on Circuits and Systems, Vol. 4, pp. 108-111, 2001.
- W.C. Athas, L.J. Svensson, J.G. Koller, N. Tzartzanis, and E.Y.C. Chou, “Low-Power Digital Systems based on Adiabatic-Switching Principles”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 2, No. 4, pp. 398-407, 1994.
- H. Mahmoodi, V. Tirumalashetty, M. Cooke and K. Roy, “Ultra Low-Power Clocking Scheme using Energy Recovery and Clock Gating”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 17, No. 1, pp. 33-44, 2009.
- V. Tirumalashetty and H. Mahmoodi, “Clock Gating and Negative Edge Triggering for Energy Recovery Clock”, Proceedings of IEEE International Symposium on Circuits and Systems, pp. 1141-1144, 2007.
- V.S. Sathe, J.Y. Chueh and M.C. Papaefthymiou, “Energy-Efficient GHz-Class Charge-Recovery Logic”, IEEE Journal of Solid-State Circuits, Vol. 42, No. 1, pp. 38-47, 2007.
- M. Cooke, H.M. Meimand and K. Roy, “Energy Recovery Clocking Scheme and Flip-Flops for Ultra Low-Energy Applications”, Proceedings of the 2003 International Symposium on Low Power Electronics and Design, pp. 54-59, 2003.
- J.M. Rabaey, “Digital Integrated Circuits: A Design Perspective”, Prentice Hall, 1996.
![](https://i-scholar.in/public/site/images/abstractview.png)
Abstract Views: 253
![](https://i-scholar.in/public/site/images/pdfview.png)
PDF Views: 6