ICTACT Journal on Microelectronics

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

CNTFET Based Novel 14T Adder Cell For Low Power Computation


Affiliations
1 Department of Electrical and Electronics Engineering, Dayananda Sagar College of Engineering, India
2 Department of Telecommunication Engineering, Dayananda Sagar College of Engineering, India
     

   Subscribe/Renew Journal


This paper focuses on the design of a 14 transistor one bit adder cell designed using CNTFET 32nm Technology to address the power and speed issues of high performance computational systems. The performance metrics of the proposed adder cell is compared by benchmarking with conventional full adder design, Transmission gate based full adder and Shannon’s expression based full adders using CNTFET technology. The proposed design has lesser delay and very low power consumption. The design embraces Stanford 32nm planar CNTFET library model with a power supply of 1 volt and single walled CNT. Extensive simulation has been carried out on the adder cells considered and the parameters such as power, delay and PDP are investigated. The effect of temperature variation on the power consumption of proposed 14T adder cell is also observed to examine the robustness. The simulation results demonstrate that the proposed adder delivers stable output drivability with substantial diminution in the leakage power.

Keywords

CNTFET, Adder Cell, Full Adder, Low Power, PDP.
Subscription Login to verify subscription
User
Notifications
Font Size

  • Fereshteh Jafarzadehpour and Peiman Keshavarzian, “Low-Power Consumption Ternary Full Adder based on CNTFET”, IET Circuits, Devices and Systems, Vol. 10, No. 5, pp. 365-374, 2016

  • Y. Safaei Mehrabani and M.H. Shafiabadi, “A Novel High-Performance and Reliable Multi-Threshold CNFET Full Adder Cell Design”, International Journal of High Performance Systems Architecture, Vol. 7, No. 1, pp. 15-25, 2017.

  • Z. Kordrostami and M.H. Sheikh, “Fundamental Physical Aspects of Carbon Nanotube Transistors”, INTECH Open Access Publisher, pp. 169-186, 2010.

  • M. Aguirre-Hernandez and M. Linares-Aranda, “CMOS Full-Adders for Energy-Efficient Arithmetic Applications”, IEEE Transactions on Very Large Scale Integration Systems, Vol. 19, No. 4, pp. 718-721, 2011.

  • Y. Safaei Mehrabani, Z. Zareei and A. Khademzadeh, “A High-Speed and High-Performance Full Adder Cell based on 32-nm CNFET Technology for Low Voltages”, International Journal of High Performance Systems Architecture, Vol. 4, No. 4, pp. 196-203, 2013.

  • Saravanan and M. Madheswaran, “Design of Low Power, High Performance Area Efficient Shannon based Adder Cell for Neural Network Training”, Proceedings of International Conference on Control, Automation, Communication and Energy, pp. 1-6, 2009.

  • Arezoo Taeb, Keivan Navi, Mohammad Reza Taheri and Ali Zakerolhoseini, “Design of an Energy-Efficient CNFET Full Adder Cell”, International Journal of Computer Science Issues, Vol. 9, No 3, pp. 193-199, 2012.

  • Subhendu Kumar Sahoo, Gangishetty Akhilesh, Rasmita Sahoo and Manasi Muglikar, “High Performance Ternary Adder using CNTFET”, IEEE Transactions on Nanotechnology, Vol. 16, No. 3, pp. 368-374, 2017.

  • S. Balaji Ramakrishna and A.R. Aswatha, “CNTFET Modeling and Performance Analysis of Device Characteristics”, International Journal for Scientific Research and Development, Vol. 2, No. 11, pp. 84-87, 2015.

  • Sebastian Nanot, Nicholas A. Thompson, Ji-Hee Kim, Xuan Wang, William D. Rice, Erik H. Haroz, Yogeeswaran Ganesan, Cary L. Pint and Junichiro Kono, “Single Walled Carbon Nanotubes”, Springer Handbook of Nanomaterials, pp. 1-36, 2013.

  • P.L. McEuen, M. Fuhrer and H. Park, “Single-Walled Carbon Nanotube Electronics”, IEEE Transactions on Nanotechnology, Vol. 1, No. 1, pp. 78-85, 2002.

  • K. Navi, R.S. Rad, M.H. Moaiyeri and A. Momeni, “A Low-Voltage and Energy-Efficient Full Adder Cell based on Carbon Nanotube Technology”, Nano-Micro Letters, Vol. 2, No. 2, pp. 114-120, 2010.

  • C.H. Chang, J. Gu and M. Zhang, “A Review of 0.18-mm Full Adder Performances for Tree Structured Arithmetic Circuits”, IEEE Transactions on Very Large Scale Integration System, Vol. 13, No. 6, pp. 686-695, 2005.

  • Korra Ravi Kumar, P. Mahipal Reddy, M. Sadanandam, A. Santhosh Kumar and M. Raju, “Design of 2T XOR Gate Based Full Adder using GDI Technique”, Proceedings of IEEE International Conference on Innovative Mechanisms for Industry Applications, pp. 10-13, 2017

  • Pankaj Kumar and Rajendra Kumar Sharma, “A New Energy Efficient Full Adder Design for Arithmetic Applications”, Proceedings of 4th IEEE International Conference on Signal Processing and Integrated Networks, pp. 12-18, 2017.

  • Rajendra Prasad Somineni and Shaik Mohammed Jaweed, “Design of Low Power Multiplier using CNTFET”, Proceedings of 7th IEEE International Advance Computing Conference, pp. 24-32, 2017.

  • X. Liu, C. Lee and C. Zhou, “Carbon Nanotube Field-Effect Inverters”, Applied Physics Letters, Vol. 79, No. 20, pp. 3329-3331, 2001.

  • Neil H.E. West and Kamran Eshraghian, “Principles of CMOS VLSI Design: A System Perspective”, 2nd Edition, Pearson, 1993.


Abstract Views: 250

PDF Views: 0




  • CNTFET Based Novel 14T Adder Cell For Low Power Computation

Abstract Views: 250  |  PDF Views: 0

Authors

S. Balaji Ramakrishna
Department of Electrical and Electronics Engineering, Dayananda Sagar College of Engineering, India
A. R. Aswatha
Department of Telecommunication Engineering, Dayananda Sagar College of Engineering, India

Abstract


This paper focuses on the design of a 14 transistor one bit adder cell designed using CNTFET 32nm Technology to address the power and speed issues of high performance computational systems. The performance metrics of the proposed adder cell is compared by benchmarking with conventional full adder design, Transmission gate based full adder and Shannon’s expression based full adders using CNTFET technology. The proposed design has lesser delay and very low power consumption. The design embraces Stanford 32nm planar CNTFET library model with a power supply of 1 volt and single walled CNT. Extensive simulation has been carried out on the adder cells considered and the parameters such as power, delay and PDP are investigated. The effect of temperature variation on the power consumption of proposed 14T adder cell is also observed to examine the robustness. The simulation results demonstrate that the proposed adder delivers stable output drivability with substantial diminution in the leakage power.

Keywords


CNTFET, Adder Cell, Full Adder, Low Power, PDP.

References