ICTACT Journal on Microelectronics

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Performance Analysis of Adiabatic Techniques using Full Adder for Efficient Power Dissipation


Affiliations
1 Department of Electronics and Communication Engineering, Sri Eshwar College of Engineering, India
     

   Subscribe/Renew Journal


Adiabatic circuits are low power circuits, which deals with reversible logic that it stores the power and gives it back again. Currently Several Adiabatic techniques have been adopted for efficient power dissipation. The technique used to minimize power dissipation are Efficient Charge Recovery Logic, Positive Feedback Adiabatic Logic, and Pass Transistor Logic. The Adiabatic technique is mainly used for reducing the power dissipation in VLSI circuits which performs charging and discharging process. The full adder plays an important role in many arithmetic operations such as the adder, multiplier and divider and processors. In order to limit the power dissipation, an efficient full adder is designed for the different adiabatic techniques and all the circuits have been simulated by 125nm technology using tanner EDA tool.

Keywords

Adiabatic Logic, Low Power Dissipation, Efficient Charge Recovery Logic, Positive Feedback Adiabatic Logic, Pass Transistor Logic, Low Power Adder.
Subscription Login to verify subscription
User
Notifications
Font Size

  • David John Willingham, “Asynchrobatic Logic for Low-Power VLSI Design”, PhD Dissertation, Department of Electronics and Computer Science, University of Westminster, 2010.

  • Sakshi Goyal, Gurvinder Singh and Pushpinder Sharma, “Power Dissipation analysis of Conventional CMOS and Adiabatic CMOS Circuits”, International Journal of Emerging Technologies in Computational and Applied Sciences, Vol. 2, No. 1, pp. 23-29, 2014..

  • Baljinder Kaur, Narinder Sharma and Gurpreet Kaur, “An Efficient Adiabatic Full Adder Design Approach for Low Power”, International Journal of Advance Research in Science and Engineering, Vol. 5, No. 5, pp. 33-41, 2016.

  • Ravneet Kaur and Ashwani Kumar, “Design and Analysis of Comparator using Adiabatic ECRL and PFAL Techniques”, International Journal of Advanced Computer Technology, Vol. 4, No. 6, pp. 29-33, 2015.

  • Yong Moon and Deog-Kyoon Jeong, “An Efficient Charge Recovery Logic Circuit”, IEEE Journal of Solid-State Circuits, Vol. 31. No. 4, pp. 132-142, 1996.

  • K.A. Valiev and V.I. Starosel, “A Model and Properties of a Thermodynamically Reversible Logic Gate”, Mikroelektronika, Vol. 29, No. 2, pp. 83-98, 2000.

  • D.R. Premchand and Siddlingamma, “Power Analysis of CMOS and Adiabatic Logic Design”, Proceedings of 7th IRF International Conference, pp. 5-9, 2014.

  • S. Amalin Marina, T. Shunbaga Pradeepa and A. Rajeswari ‘‘Analysis of Full Adder using Adiabatic Charge Recovery Logic”, Proceedings of International Conference on Circuit, Power and Computing Technologies, pp. 73-82, 2016.

  • B. Dilli Kumar and M. Barathi, “Design of Energy Efficient Arithmetic Circuits using Charge Recovery Adiabatic Logic”, International Journal of Engineering Trends and Technology, Vol. 4, No. 2, pp. 32-40, 2013.

  • D. Jayanthi, A. Bhavani Shankar, S. Raghavan and G. Rajasekar, “High Speed Multi Output Circuits using Adiabatic Logic”, Proceedings of International Conference on Emerging Trends in Engineering, Technology and Science, pp. 788-798, 2016.

  • Akansha Maheshwari and Surbhit Luthra, ‘‘Low Power Full Adder Circuit Implementation using Transmission Gate”, International Journal of Advanced Research in Computer and Communication Engineering, Vol. 4, No. 7, pp. 229-235, 2015.

  • Nikunj R Patel and Sarman K. Hadia, “Adiabatic Logic for Low Power Application using Design in 180nm Technology”, International Journal of Computer Trends and Technology, Vol. 4, No. 4, pp. 125-138, 2013.

  • Patan Yeesan Ahammad Khan and S. Rambabu, “Design of Efficient Full Adder for Low Power Applications”, International Journal and Magazine of Engineering, Technology, Management and Research, Vol. 4, No. 7,pp. 406-410, 2017.

  • Yesvanthukumar and V. Sushil Kirubakaran, “Design and Analysis of Full Adder using Different Logic Techniques”, SSRG International Journal of VLSI and Signal Processing, Vol. 3, No. 5, pp. 29-34, 2016.

  • Arjun Mishra and Neha Singh, “Low Power Circuit Design using Positive Feedback Adiabatic Logic (PFAL)”, International Journal of Science and Research, Vol. 3, No. 6, pp. 1-8, 2014.

  • Anu Priya and Amrita Rai, “Adiabatic Technique for Power Efficient logic Circuit Design”, International Journal of Electronics and Communication Technology, Vol. 5, No. 1, pp. 70-78, 2014.

  • Bhakti Patel and Poonam Kadam, “Modified PFAL Adiabatic Technique for Low Power”, Communication on Applied Electronics, Vol. 3, No. 7, pp. 40-43, 2015.

  • Deepti Shinghal, Amit Saxena and Arti Noor, “Adiabatic Logic Circuits: A Retrospect”, International Journal of Electronics and Communication Engineering, Vol. 3, No. 2, pp. 108-114, 2013.

  • Priyanka Ojha and Charu Rana, “Design of Low power Sequential Circuit by using Adiabatic Techniques”, International Journal of Intelligent Systems and Applications, Vol. 8, No. 5, pp. 45-50, 2015.

  • Rakesh Kumar Yadav, Ashwani K. Rana and Shweta Chauhan, “Adiabatic Technique for Energy Efficient Logic Circuits Design”, Proceedings of IEEE International Conference on Emerging Trends in Electrical and Computer Technology, pp. 776-780, 2011.

  • Nidhi Tiwari and Ruchi Sharma, “Implementation of Area and Energy Efficient Full Adder Cell”, Proceedings of IEEE International Conference on Recent Advances and Innovations in Engineering, pp. 661-668, 2014.

  • C.H. Sansar and A. Sankhyan, “Comparative Study of Different Types of Full Adder”, International Journal of Engineering Research and Applications, Vol. 3, No. 5, pp. 1062-1064, 2013.

  • C.H. Praveen Kumar, S.K. Tripathy and Rajeev Tripathi, “High Performance Sequential Circuits with Adiabatic Complementary Pass-Transistor Logic”, Proceedings of IEEE International Conference on Emerging Technologies for Sustainable Development, pp. 1-4, 2010.

  • Abhishek Agal Pardeep and Bal Krishan, “comparative Analysis of Various SRAM Cells with Low Power, High Read Stability and Low Area”, Indian Journal of Endocrinology and Metabolism, Vol. 4, No. 3, pp. 1-12, 2014.

  • Yangbo Wu, Jindan Chem and Jianping Hu, “Near-Threshold Computing of ECRL Circuits for Ultra-Low Power Application”, Springer, 2011.

  • Neha Arora, B.P. Singh, Tripti Sharma and K.G. Sharma, “Adiabatic and Standard CMOS Interfaces at 90nm Technology”, WSEAS Transactions on Circuits and Systems, Vol. 9, No. 3, pp. 173-183, 2010.


Abstract Views: 202

PDF Views: 0




  • Performance Analysis of Adiabatic Techniques using Full Adder for Efficient Power Dissipation

Abstract Views: 202  |  PDF Views: 0

Authors

C. Venkatesh
Department of Electronics and Communication Engineering, Sri Eshwar College of Engineering, India
A. Mohanapriya
Department of Electronics and Communication Engineering, Sri Eshwar College of Engineering, India
R. Sudha Anandhi
Department of Electronics and Communication Engineering, Sri Eshwar College of Engineering, India

Abstract


Adiabatic circuits are low power circuits, which deals with reversible logic that it stores the power and gives it back again. Currently Several Adiabatic techniques have been adopted for efficient power dissipation. The technique used to minimize power dissipation are Efficient Charge Recovery Logic, Positive Feedback Adiabatic Logic, and Pass Transistor Logic. The Adiabatic technique is mainly used for reducing the power dissipation in VLSI circuits which performs charging and discharging process. The full adder plays an important role in many arithmetic operations such as the adder, multiplier and divider and processors. In order to limit the power dissipation, an efficient full adder is designed for the different adiabatic techniques and all the circuits have been simulated by 125nm technology using tanner EDA tool.

Keywords


Adiabatic Logic, Low Power Dissipation, Efficient Charge Recovery Logic, Positive Feedback Adiabatic Logic, Pass Transistor Logic, Low Power Adder.

References