ICTACT Journal on Microelectronics

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Design of Energy Efficient Approximate Multipliers for Image Processing Applications


Affiliations
1 Department of Electronics and Communication Engineering, Rao Bahadur Y Mahabaleswarappa Engineering College, India
2 Department of Electronics and Communication Engineering, Vemana Institute of Technology, India
     

   Subscribe/Renew Journal


This research paper presents the design of two 8×8 approximate multipliers based on novel approximate 3:2 and 2:2 compressors. The proposed multipliers are derived based on Wallace multiplier architecture and herein referred to as the proposed ‘approximate Wallace multiplier’ (AWM). The performance of these proposed AWMs has been assessed and analyzed in terms of ‘Design Metrics’ (DMs) such as power, delay, ‘power-delay-product’ (PDP), and area. Further, a performance comparison of AWMs has been carried out against 6 other multipliers designed based on reported approximate 3:2 compressors. To extract these DMs, all the multipliers under consideration have been described using Verilog code and synthesized using Cadence’s ‘RTL Compiler’ (RC) tool using a 180 nm standard cell library. The synthesis results show that the proposed AWMs accomplish an excellent performance in terms of DMs. Further, the AWMs along with other designed Wallace multipliers, based on reported approximate compressors have been compared, under image processing application in terms of ‘peak signal-to-noise ratio’ (PSNR). The comparison results show that the proposed multipliers have a better PSNR (more than 50 dB).

Keywords

Approximate Computation, Wallace Multiplier, 3:2 Compressor, Low Power, PDP
Subscription Login to verify subscription
User
Notifications
Font Size

  • R. R. Osorio and G. Rodriguez, “Truncated SIMD Multiplier Architecture for Approximate Computing in Low-Power Programmable Processors”, IEEE Access, Vol. 7, pp. 56353-56366, 2019.

  • H. Jiang, C. Liu, F. Lombardi and J. Han, “Low-Power Approximate Unsigned Multipliers with Configurable Error Recovery”, IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 66, No. 1, pp. 189-202, 2019.

  • L.B. Soares, M.M. Azevedo Da Rosa, C.M. Diniz, E.A.C. Costa and S. Bampi, “Design Methodology to Explore Hybrid, Approximate Adders for Energy-Efficient Image and Video Processing Accelerators”, IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 66, No. 6, pp. 2137-2150, 2019.

  • I. Alouani, H. Ahangari, O. Ozturk and S. Nair, “A Novel Heterogeneous Approximate Multiplier for Low Power and High Performance”, IEEE Embedded System Letters, Vol. 10, No. 2, pp. 45-48, 2018.

  • S. Ataei and J.E. Stine, “A 64 kB Approximate SRAM Architecture for Low-Power Video Applications”, IEEE Embedded System Letters, Vol. 10, No. 1, pp. 10-13, 2018.

  • Minho Ha and Sunggu Lee, “Multipliers with Approximate 4:2 Compressors and Error Recovery Modules”, IEEE Embedded Systems Letters, Vol. 10, No. 1, pp. 6-9, 2018.

  • M. Ostal, A. Ibrahim, H. Chible and M. Valle, “Inexact Arithmetic Circuits for Energy Efficient IoT Sensors Data Processing”, Proceedings of IEEE International Symposium on Circuits and Systems, pp. 1-4, 2018.

  • W. Liu, J. Xu, D. Wang, C. Wang, P. Montuschi and F. Lombardi, “Design and Evaluation of Approximate Logarithmic Multipliers for Low Power Error-Tolerant Application”, IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 65, No. 9, pp. 2856-2868, 2018.

  • C.V. Gowdar, M.C. Parameshwara and S Sonoli, “Comparative Analysis of Various Approximate Full Adders under RTL Codes”, ICTACT Journal on Microelectronics, Vol. 6, No 2, pp. 947-952, 2020.

  • C.V. Gowdar, M.C. Parameshwara and S Sonoli, “Approximate Full Adders for Multimedia Processing Applications”, Proceedings of IEEE International Conference for Innovation in Technology, pp. 1-4, 2020.

  • M.C. Parameshwara and H.C. Srinivasaiah, “Low-Power Hybrid 1-Bit Full Adder Circuit for Energy Efficient Arithmetic Applications”, Journal of Circuits, Systems, and Computers, Vol. 26, No. 1, pp. 1-15, 2017.

  • A. Dalloo, A. Najafi and A. Garcia-Ortiz, “Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder”, IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, Vol. 26, No. 8, pp. 1595-1599, 2018.

  • R. Zendegani, M. Kamal, M. Bahadori, A. Afzali-Kusha and M. Pedram, “RoBA Multiplier: A Rounding-Based Approximate Multiplier for High-Speed yet Energy-Efficient Digital Signal Processing”, IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, Vol. 25, No. 2, pp. 393-401, 2017.

  • M.C. Parameshwara and H.C. Srinivasaiah, “Partial Product Compression Methods: A Study and Performance Comparison using a Tree Structured Multipliers”, International Journal of Engineering Research and General Science, Vol. 4, No. 2, pp. 749-756, 2016.

  • H.A.F. Almurib., T. Nandha Kumar, and F. Lombardi, “Inexact Designs for Approximate Low Power Addition by Cell Replacement”, Proceedings of IEEE International Conference on Design, Automation, and Test, pp. 660-665, 2016.

  • A. Momeni, J. Han, P. Montuschi and F. Lombardi, “Design and Analysis of Approximate Compressors for Multiplication”, IEEE Transactions on Computers, Vol. 64, No. 4, pp. 984-994, 2015.

  • Z. Yang, J. Han and F. Lombardi, “Approximate Compressors for Error-Resilient Multiplier Design”, Proceedings of IEEE International Conference on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, pp. 1-14, 2015.

  • G. Vaibhav, M. Debabrata, R. Anand and R. Kaushik, “Low-Power Digital Signal Processing using Approximate Adders”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 32, No. 1, pp. 124-137, 2013.

  • Z. Yang, A. Jain, J. Liang, J. Han and F. Lombardi, “Approximate XOR/XNOR-based Adders for Inexact Computing”, Proceedings of IEEE International Conference on Nanotechnology, pp. 690-693, 2013.

  • A.B. Kahng and S. Kang, “Accuracy-Configurable Adder for Approximate Arithmetic Designs”, Proceedings of IEEE International Conference on Design Auto, pp. 820-825, 2012.

  • D. Shin and S.K. Gupta, “Approximate Logic Synthesis for Error Tolerant Applications”, Proceedings of IEEE International Conference on Design, Automation, and Test, pp. 1-4, 2010.

  • H.R. Mahdiani, A. Ahmadi, S.M. Fakhraie and C. Lucas, “Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications”, IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 57, No. 4, pp. 850-862, 2010.

  • N. Zhu, W.L. Goh, W. Zhang, K.S. Yeo and Z.H. Kong, “Design of Low-Power High Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing”, IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, Vol. 18, No. 8, pp. 1225-1229, 2010.


Abstract Views: 208

PDF Views: 0




  • Design of Energy Efficient Approximate Multipliers for Image Processing Applications

Abstract Views: 208  |  PDF Views: 0

Authors

Chinna V. Gowdar
Department of Electronics and Communication Engineering, Rao Bahadur Y Mahabaleswarappa Engineering College, India
M. C. Parameshwara
Department of Electronics and Communication Engineering, Vemana Institute of Technology, India

Abstract


This research paper presents the design of two 8×8 approximate multipliers based on novel approximate 3:2 and 2:2 compressors. The proposed multipliers are derived based on Wallace multiplier architecture and herein referred to as the proposed ‘approximate Wallace multiplier’ (AWM). The performance of these proposed AWMs has been assessed and analyzed in terms of ‘Design Metrics’ (DMs) such as power, delay, ‘power-delay-product’ (PDP), and area. Further, a performance comparison of AWMs has been carried out against 6 other multipliers designed based on reported approximate 3:2 compressors. To extract these DMs, all the multipliers under consideration have been described using Verilog code and synthesized using Cadence’s ‘RTL Compiler’ (RC) tool using a 180 nm standard cell library. The synthesis results show that the proposed AWMs accomplish an excellent performance in terms of DMs. Further, the AWMs along with other designed Wallace multipliers, based on reported approximate compressors have been compared, under image processing application in terms of ‘peak signal-to-noise ratio’ (PSNR). The comparison results show that the proposed multipliers have a better PSNR (more than 50 dB).

Keywords


Approximate Computation, Wallace Multiplier, 3:2 Compressor, Low Power, PDP

References