ICTACT Journal on Microelectronics

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Architectural Design And Optimization Of Distributed Arithmetic Based 2-d Discrete Cosine Transform


Affiliations
1 Department of Electronics and Communication Engineering, SDM College of Engineering and Technology, India
     

   Subscribe/Renew Journal


DCT is immensely used in Multimedia applications because it provides high energy compaction. The proposed architectural design of 1D-DCT employs an efficient computational technique, Distributed arithmetic and is synthesized using front end VLSI technique. The motive of utilising Distributed arithmetic is to have multiplier-less architecture that reduces the Area-delay product in comparison to the multiplier-based design by retaining the same structural regularities. The symmetric property of the DCT kernel matrix is applied to develop the proposed architecture which reduces the requirements of a number of multiplications by almost 50%. The 1D-DCT architecture is extended to 2D-DCT using only N 1D-DCT modules, while the conventional row-column decomposition method requires 2N 1D-DCT modules. The proposed 2D-DCT architecture is designed and implemented on a 65nm LX110T device of Vertex-5 FPGA and its performance evaluation is carried out. The debug and verification process has been carried out using the Virtual input-output technique. The results show improvement in delay and area consumption in contrast with existing models.

Keywords

Dimensional Discrete cosine transform (1D-DCT), Distributed arithmetic (DA), Multiply and accumulate (MAC), Field programmable gate array (FPGA)
Subscription Login to verify subscription
User
Notifications
Font Size

  • Pramod Kumar Meher, Sang Yoon Park and Basant Kumar Mohanty, “Efficient Integer DCT Architectures for HEVC”, IEEE Transactions on Circuits and Systems for Video Technology, Vol. 24, No. 1, pp. 1-13, 2014.

  • Subiman Chatterjee and Kishor Sarawadekar, “An Optimized Architecture of HEVC Core Transform using Real-Valued DCT Coefficients”, IEEE Transactions on Circuits and Systems-II, Express Briefs, Vol. 65, No. 12, pp. 1-16, 2018.

  • Hai Huang and Liyi Xiao, “CORDIC based Fast Algorithm for Power of Two Point DCT and its Efficient VLSI Implementation”, Microelectronics Journal, Vol. 45, pp. 1480-1488, 2014.

  • Nam Ik Cho and Sang Uk Lee, “Fast Algorithm and Implementation of 2-D Discrete Cosine Transform”, IEEE Transactions on Circuits and Systems, Vol. 38, No. 3, pp. 297-305, 1991.

  • Matias J. Garrido, Fernando Pescador, M. Chavarrias, P.J. Lobo and Cesar Sanz, “A High Performance FPGA-Based Architecture for the Future Video Coding Adaptive Multiple Core Transform”, IEEE Transactions on Consumer Electronics, Vol. 64, No. 1, pp. 1-14, 2018.

  • Sungwook Yu and Earl E. Swartzlander, “DCT Implementation with Distributed Arithmetic”, IEEE Transaction on Computers, Vol. 50, No. 9, pp. 1-15, 2001.

  • Yuk-Hee Chan and Wan-Chi Siu, “On the Realization of Discrete Cosine Transform using the Distributed Arithmetic”, IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, Vol. 39, No. 3, pp. 1-13, 1992.

  • Yung-Pin Lee, Thou-Ho Chen, Liang-Gee Chen, Mei-Juan Chen and Chung-Wei Ku, “A Cost-Effective Architecture for 8*8 Two-Dimensional DCT/IDCT using Direct Method”, IEEE Transactions on Circuits and Systems for Video Technology, Vol. 7, No. 3, pp. 1-14, 1997.

  • Darren Slawecki and Weiping Li, “DCT/IDCT Processor Design for High Data Rate Image Coding”, IEEE Transactions on Circuits and Systems for Video Technology, Vol. 2, No. 2, pp. 45-56, 1992.

  • Jie Liang and Trac D. Tran, “Fast Multiplier Less Approximations of the DCT with the Lifting Scheme”, IEEE Transactions on Signal Processing, Vol. 49, No. 12, pp. 1-19, 2001.

  • Tian Sheuan Chang, Chin Sheng Kung and Chein Wei Jen, “A Simple Processor Core Design for DCT/IDCT”, IEEE Transactions on Circuits and Systems for Video Technology, Vol. 10, No. 3, pp. 1-15, 2000.

  • N. Ahmed, T. Natarajan and K.R. Rao, “Discrete Cosine Transform”, IEEE Transactions on Computers, Vol. 23, No. 1, pp. 90-93, 1974.

  • Maher Jridi and Ayman Alfalou, “A Generalized Algorithm and Reconfigurable Architecture for Efficient and Scalable Orthogonal Approximation of DCT”, IEEE Transactions on Cicuits and Systems-I: Regular Papers, Vol. 62, No. 2, pp. 1-20, 2015.

  • Ashfaq Ahmed, Muhammad Usman Shahid and Ata Ur Rehman, “N Point DCT VLSI Architecture for Emerging HEVC Standard”, VLSI Design, Vol. 2012, pp. 1-8, 2012.

  • Jianfeng Zhang, Paul Chow and Hengzhu Liu, “FPGA Implementation of Low-Power and High-PSNR DCT/IDCT Architecture based on Adaptive Recoding CORDIC”, Proceedings of International Conference on Field Programmable Technology, pp. 7-9, 2015.

  • Rajesh Kannan Megalingam, V. Vineeth Sarma, B. Venkat Krishnan and M. Rahul Srikumar, “Novel Low Power, High Speed Hardware Implementation of 1D DCT/IDCT using Xilinx FPGA”, Proceedings of International Conference on Computer Technology and Development, pp. 1-12, 2009.

  • Urbi Sharma, Tarun Verma and Raju Jain, “VLSI Architecture for DCT Based on High Quality DA”, International journal of Engineering and Technical Research, Vol. 2, No. 6, pp. 1-13, 2014.

  • S. Indumati and M. Sailaja, “Optimization of ECAT through DA-DCT”, IOSR Journal of Electronics and Communication Engineering, Vol. 3, No. 1, pp. 1-14, 2012.

  • K. Maharatna, A.S. Dhar and Swapna Banerjee, “A VLSI Array Architecture for Realization of DFT, DHT, DCT and DST”, Signal Processing, Vol. 81, pp. 1813-1822, 2001.

  • P. Subramanian and A. Sagar Chaitanya Reddy, “VLSI Implementation of Fully Pipelined Multiplierless 2D DCT/IDCT Architecture for JPEG”, Proceedings of IEEE International Conference on Signal Processing, pp. 401-404, 2010.

  • Vijay Kumar Sharma, K.K. Mahapatra and Umesh C. Pati, “An Efficient Distributed Arithmetic based VLSI Architecture for DCT”, Proceedings of IEEE International Conference on Devices and Communications, pp. 1-13, 2011.

  • M. Mohamed Asan Basiri and S.K. Noor Mahammad, “Multi-Mode Parallel and Folded VLSI Architectures for 1D-Fast Fourier Transform”, Integration, Vol. 55, pp. 43-56, 2016.

  • C. Loeffler, A. Ligtenberg and G.S. Moschytz, “Practical Fast 1-D DCT Algorithms with 11 Multiplications”, Proceedings of International Conference on Acoustics, Speech, and Signal Processing, pp. 988-991, 1999.

  • S. Haroon-Ur-Rashid and J. Basart, “An Optimized DCT Based Hardware Design for FPGA Implementation of High-Altitude Images”, Proceedings International Conference on Engineering, Sciences and Technology, pp. 1-13, 2004.

  • Chinna V. Gowdar and M.C. Parameshwara, “Design of Energy Efficient Approximate Multipliers for Image Processing Applications”, ICTACT Journal on Microelectronics, Vol. 7, No. 1, pp. 1057-1061, 2021.

  • M. Lakshmi Kiran, K. Nikhileswar and K. Venkata Ramanaiah, “FPGA Implementation of CSD Based NN Image Compression Architecture”, ICTACT Journal on Microelectronics, Vol. 6, No. 4, pp. 1052-1055, 2021.

  • N.I. Cho and S.U. Lee, “DCT Algorithms for VLSI Parallel Implementations”, IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. 38, pp. 121-127, 1990.

  • Shrikanth K. Shirakol, Veerayya Hiremath and S.S. Kerur, “FPGA Based Implementation of Digital Filters for Image Denoising”, Proceedings of International Conference on Smart sensors Measurements and Instrumentation, pp. 1-8, 2021.

  • Altera Corporation, “Implementing FIR Filters and FFTs with 28-nm Variable-Precision DSP Architecture”, Available at https://www.intel.com/content/dam/support/jp/ja/programmable/support-resources/bulk-container/pdfs/literature/wp/wp-01140-fir-fft-dsp.pdf, 2010.

  • Bob Broderson, “Energy Efficiency of various Embedded platforms”, Proceedings of International Conference on Wireless Power Transfer and Management for Medical Applications, pp. 341-349, 2013.

  • Uwe Meyer-Baese, “Digital Signal Processing with Field Programmable Gate Arrays”, Springer, 2007.

  • Roger Woods, John McAllister, Gaye Lightbody and Ying Yi, “FPGA-based Implementation of Signal Processing Systems”, John Wiley and Sons, 2008.

  • Donald G. Bailey, “Design for Embedded Image processing on FPGAs”, John Wiley and Sons, 2011.


Abstract Views: 154

PDF Views: 0




  • Architectural Design And Optimization Of Distributed Arithmetic Based 2-d Discrete Cosine Transform

Abstract Views: 154  |  PDF Views: 0

Authors

Shrikanth Shirakol
Department of Electronics and Communication Engineering, SDM College of Engineering and Technology, India
S.S. Kerur
Department of Electronics and Communication Engineering, SDM College of Engineering and Technology, India

Abstract


DCT is immensely used in Multimedia applications because it provides high energy compaction. The proposed architectural design of 1D-DCT employs an efficient computational technique, Distributed arithmetic and is synthesized using front end VLSI technique. The motive of utilising Distributed arithmetic is to have multiplier-less architecture that reduces the Area-delay product in comparison to the multiplier-based design by retaining the same structural regularities. The symmetric property of the DCT kernel matrix is applied to develop the proposed architecture which reduces the requirements of a number of multiplications by almost 50%. The 1D-DCT architecture is extended to 2D-DCT using only N 1D-DCT modules, while the conventional row-column decomposition method requires 2N 1D-DCT modules. The proposed 2D-DCT architecture is designed and implemented on a 65nm LX110T device of Vertex-5 FPGA and its performance evaluation is carried out. The debug and verification process has been carried out using the Virtual input-output technique. The results show improvement in delay and area consumption in contrast with existing models.

Keywords


Dimensional Discrete cosine transform (1D-DCT), Distributed arithmetic (DA), Multiply and accumulate (MAC), Field programmable gate array (FPGA)

References