ICTACT Journal on Microelectronics

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

100MHZ-2GHZ PULSE TRIGGERED FLIP-FLOPS IN 32NM TECHNOLOGY FOR LOW POWER AND HIGH PERFORMANCE DIGITAL CMOS CIRCUITS


Affiliations
1 Department of Electronics and Communication Engineering, Manav Rachna International Institute of Research and Studies., India
2 Department of Electronics and Communication Engineering, Manav Rachna International Institute of Research and Studies,, India
3 3Department of Electronics and Communication Engineering, Jamia Millia Islamia., India
     

   Subscribe/Renew Journal


This study presents extensive work carried out on pulse triggered flip flops (P-FFs) for power consumption, area requirements and delay measurements. Six latest state-of-art P-FFs are used to determine these performance parameters. The flip flops are Conditional Pulse Enhancement P-FF (CPEPFF), Signal Feed-through P-FF (SFTPFF) Karimi’s P-FF (KPFF), Conditional Feed-through P-FF (CFTPFF), Dual Dynamic node hybrid FF (DDFF), and Dual-edge Implicit FF with an embedded Clock Gated Scheme (DIFF-CGS). Simulations are carried out at 32nm CMOS technology on T-SPICE at operating conditions of 500MHz clock frequency, temperature of 25°C with 50% data activity. Results showed that CFTPFF consumes the least average power with minimum reduction of 27.94% and maximum of 57.45%. Even at higher frequencies and varying data activities CFTPFF outperforms other FFs in power dissipation. DDFF is the fastest P-FF with minimum enhancements of 82.7% and maximum 94%. In terms of power delay product (PDP), the optimal PDP of DDFF is best among all the P-FFs whereas DIFF-CGS has the worst. The area overhead of KPFF and CFTPFF is better compared to the rest of P-FFs.

Keywords

Flip Flop, CMOS Digital Circuit, Low Power, High-Speed, Pulse Triggered
Subscription Login to verify subscription
User
Notifications
Font Size

  • I.A. Khan, O.A. Shah and M.T. Beg, “Analysis of Different Techniques for Low Power Single Edge Triggered Flip Flops”, Proceedings of World Congress on Information and Communication Technologies, pp. 1363-1367, 2011.O

  • O.A. Shah, I. Ahmed Khan, G. Nijhawan and I. Garg, “Low Transistor Count Storage Elements and their Performance Comparison”, Proceedings of International Conference on Advances in Computing, Communication Control and Networking, pp. 801-805, 2018.

  • C.Y. Kim and H.C. Lee, “Low-Power, High-Sensitivity Readout Integrated Circuit with Clock-Gating, DoubleEdge-Triggered Flip-Flop for Mid-Wavelength Infrared Focal-Plane Arrays”, IEEE Sensors Letters, Vol. 3, No. 9, pp. 1-4, 2019.

  • S.K. Kim, T.W. Oh, S. Lim, D.H. Ko and S.O. Jung, “HighPerformance and Area-Efficient Ferroelectric FET-Based Nonvolatile Flip-Flops”, IEEE Access, Vol. 9, pp. 35549- 35561, 2021.

  • A. Amirany, K. Jafari and M.H. Moaiyeri, “HighPerformance Radiation-Hardened Spintronic Retention Latch and Flip-Flop for Highly Reliable Processors”, IEEE Transactions on Device and Materials Reliability, Vol. 21, No. 2, pp. 215-223, 2021.

  • A. Karimi, A. Rezai and M.M. Hajhashemkhani, “UltraLow Power Pulse-Triggered CNTFET-Based Flip-Flop”, IEEE Transactions on Nanotechnology, Vol. 18, pp. 756- 761, 2019.

  • P.A. Meinerzhagen, “Min-Delay Margin/Error Detection and Correction for Flip-Flops and Pulsed Latches in 10-nm CMOS”, IEEE Solid-State Circuits Letters, Vol. 2, No. 9, pp. 147-150, 2019.

  • S. Luo, C. Huang and Y. Chu, “An Adaptive PulseTriggered Flip-Flop for a High-Speed and Voltage-Scalable Standard Cell Library”, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 60, No. 10, pp. 677-681, 2013. ISSN: 2395-1680 (ONLINE) ICTACT JOURNAL ON MICROELECTRONICS, JULY 2022, VOLUME: 08, ISSUE: 02 1375

  • M.W. Phyu, K. Fu, W.L. Goh and K. Yeo, “Power-Efficient Explicit-Pulsed Dual-Edge Triggered Sense-Amplifier FlipFlops”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 19, No. 1, pp. 1-9, 2011.

  • R. Islam and M.R. Guthaus, “Low-Power Clock Distribution using a Current-Pulsed Clocked Flip-Flop”, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 62, No. 4, pp. 1156-1164, 2015.

  • E. Consoli, G. Palumbo, J.M. Rabaey and M. Alioto, “Novel Class of Energy-Efficient Very High-Speed Conditional Push–Pull Pulsed Latches”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 22, No. 7, pp. 1593-1605, 2014.

  • Y. Chuang, S. Kim, Y. Shin and Y. Chang, “Pulsed-Latch Aware Placement for Timing-Integrity Optimization”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 30, No. 12, pp. 1856-1869, 2011.

  • K.C. Woo, H.J. Kang and B.D. Yang, “Area-Efficient Bidirectional Shift-Register using Bidirectional PulsedLatches”, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 66, No. 8, pp. 1386-1390, 2019.

  • B. Yang, “Low-Power and Area-Efficient Shift Register using Pulsed Latches”, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 62, No. 6, pp. 1564-1571, 2015.

  • H. Jeong, J. Park, S.C. Song and S.O. Jung, “Self-Timed Pulsed Latch for Low-Voltage Operation with Reduced Hold Time”, IEEE Journal of Solid-State Circuits, Vol. 54, No. 8, pp. 2304-2315, 2019.

  • H. Lin, Y. Chuang, Z. Yang and T. Ho, “Pulsed-Latch Utilization for Clock-Tree Power Optimization”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 22, No. 4, pp. 721-733, 2014.

  • W. Jin, S. Kim, W. He, Z. Mao and M. Seok, “Near- and Sub- $V_{t}$ Pipelines Based on Wide-Pulsed-Latch Design Techniques”, IEEE Journal of Solid-State Circuits, Vol. 52, No. 9, pp. 2475-2487, 2017.

  • A. Yan, “Design of Double-Upset Recoverable and Transient-Pulse Filterable Latches for Low-Power and LowOrbit Aerospace Applications”, IEEE Transactions on Aerospace and Electronic Systems, Vol. 56, No. 5, pp. 3931- 3940, 2020.

  • Y. T. Hwang, J.F. Lin and M.H. Sheu, “Low-Power PulseTriggered Flip-Flop Design with Conditional PulseEnhancement Scheme”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 20, No. 2, pp. 361- 366, 2012.

  • J. Lin, “Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed-Through”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 22, No. 1, pp. 181-185, 2014.

  • A. Karimi, A. Rezai and M.M. Hajhashemkhani, “A Novel Design for Ultra-Low Power Pulse-Triggered D-flip-Flop with Optimized Leakage Power”, Integration The VLSI Journal, Vol. 60, pp. 1-9, 2017.

  • D. Pan, C. Ma, L. Cheng and H. Min, “A Highly Efficient Conditional Feedthrough Pulsed Flip-Flop for High-Speed Applications”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 28, No. 1, pp. 243-251, 2020.

  • K. Absel, L. Manuel and R.K. Kavitha, “Low-Power Dual Dynamic Node Pulsed Hybrid Flip-Flop Featuring Efficient Embedded Logic”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 21, No. 9, pp. 1693-1704, 2013.

  • L. Geng, J.Z Shen and Cy. Xu, “Power-Efficient Dual-Edge Implicit Pulse-Triggered Flip-Flop with an Embedded Clock-Gating Scheme”, Frontiers of Information Technology and Electronic Engineering, Vol. 17, pp. 962- 972, 2016.

  • C.K. Teh, M. Hamada, T. Fujita, H. Hara, N. Ikumi and Y. Oowaki, “Conditional Data Mapping Flip-Flops for LowPower and High-Performance Systems”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 14, No. 12, pp. 1379-1383, 2006.

  • S. Kim, I. Han, S. Paik and Y. Shin, “Pulser Gating: A Clock Gating of Pulsed-Latch Circuits”, Proceedings of Asia and South Pacific Conference on Design Automation, pp. 190- 195, 2011.J. Shen, L. Geng and X. Wu, “Low Power PulseTriggered Flip-Flop based on Clock Triggering Edge Control Technique”, Journal of Circuits, Systems and Computers, Vol. 24, No. 7, pp. 1-15, 2015


Abstract Views: 345

PDF Views: 0




  • 100MHZ-2GHZ PULSE TRIGGERED FLIP-FLOPS IN 32NM TECHNOLOGY FOR LOW POWER AND HIGH PERFORMANCE DIGITAL CMOS CIRCUITS

Abstract Views: 345  |  PDF Views: 0

Authors

Owais Ahmad Shah
Department of Electronics and Communication Engineering, Manav Rachna International Institute of Research and Studies., India
Geeta Nijhawan
Department of Electronics and Communication Engineering, Manav Rachna International Institute of Research and Studies,, India
Imran Ahmed Khan
3Department of Electronics and Communication Engineering, Jamia Millia Islamia., India

Abstract


This study presents extensive work carried out on pulse triggered flip flops (P-FFs) for power consumption, area requirements and delay measurements. Six latest state-of-art P-FFs are used to determine these performance parameters. The flip flops are Conditional Pulse Enhancement P-FF (CPEPFF), Signal Feed-through P-FF (SFTPFF) Karimi’s P-FF (KPFF), Conditional Feed-through P-FF (CFTPFF), Dual Dynamic node hybrid FF (DDFF), and Dual-edge Implicit FF with an embedded Clock Gated Scheme (DIFF-CGS). Simulations are carried out at 32nm CMOS technology on T-SPICE at operating conditions of 500MHz clock frequency, temperature of 25°C with 50% data activity. Results showed that CFTPFF consumes the least average power with minimum reduction of 27.94% and maximum of 57.45%. Even at higher frequencies and varying data activities CFTPFF outperforms other FFs in power dissipation. DDFF is the fastest P-FF with minimum enhancements of 82.7% and maximum 94%. In terms of power delay product (PDP), the optimal PDP of DDFF is best among all the P-FFs whereas DIFF-CGS has the worst. The area overhead of KPFF and CFTPFF is better compared to the rest of P-FFs.

Keywords


Flip Flop, CMOS Digital Circuit, Low Power, High-Speed, Pulse Triggered

References