ICTACT Journal on Microelectronics

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Effect Of Adder Circuits Over Multiplier Design Based On Vedic Mathematics


Affiliations
1 Department of Computer Science and Engineering, Bhilai Institute of Technology, India
     

   Subscribe/Renew Journal


Multiplication is critical for computers linked to cryptography or the ALU function. It consumes more chip area and time than the other ALU functions. The speed of the processor, coprocessor, or embedded system may depend on the multipliers’ speed. Nowadays, designing a small, high-performance multiplier is a critical challenge in computer architecture, cryptographic hardware design, and embedded system design. One of the better solutions is developing a digital multiplier design based on Vedic mathematical formula. The performance of the Digital Vedic Multiplier (DVM) is entirely dependent on the adder network. DVM is evaluated here using KS Adder and CLA Adder. There are several publications on this topic, but the primary shortcoming is that they focus exclusively on the DVM without addressing the influence of the adder circuit. This work aims to investigate the impact of the adder circuit on the space-speed trade-off inherent in the design of the DVM.

Keywords

Vedic Mathematics, Digital Vedic Multiplier, Adder, Urdhv Triyagyabhyam, Speed
Subscription Login to verify subscription
User
Notifications
Font Size

  • S.B.K. Tirtha and V.S. Agrawala, “Vedic Mathematics”, Motilal Banarsidass Publishers Private Limited, 2013.

  • S. Singh, “Design of High-Speed Multiplier using Ancient Indian”, Master Thesis, Department of Electronics, Chhattisgarh Swami Vivekanand Technical University, pp. 1-87, 2009.

  • H. Thapliyal and M.B. Srinivas, “High Speed Efficient NxN Bit Parallel Hierarchical Overlay Multiplier Architecture Based on Ancient Indian Vedic Mathematics”, Enformatika, Vol. 2, pp. 225-228, 2004.

  • H. Thapliyal and H.R. Arabnia, “A Time-Area-Power Efficient Multiplier and Square Architecture Based on Ancient Indian Vedic Mathematics”, Proceedings of International Conference on Embedded Systems and Applications, pp. 434-439, 2004.

  • H. Thapliyal and M.B. Srinivas, “VLSI Implementation of RSA Encryption System using Ancient Indian Vedic Mathematics”, Proceedings of International Conference on Microtechnologies for the New Millennium, pp. 888-892, 2005.

  • A. Singh, “Implementation of 16 Bit Vedic Multiplier”, Master Thesis, Department of Electrical and Electronics Engineering, Thapur University, pp. 1-72, 2010.

  • R.K. Bathija, R.S. Meena, S. Sarkar and R. Sahu, “Low Power High Speed 16x16 bit Multiplier using VedicMathematics”, International Journal of Computer Applications, Vol. 59, No. 6, pp. 41-44, 2012.

  • M. Pradhan, R. Panda and S.K. Sahu, “Speed Comparison of 16x16 Vedic Multipliers”, International Journal of Computer Applications, Vol. 21, No. 6, pp. 1-14, 2011.

  • C. Venkatesan and P. Karthigaikumar, “An Efficient Noise Removal Technique using Modified Error Normalized LMS Algorithm”, National Academy Science Letters, Vol. 41, No. 3, pp. 155-159, 2018.

  • S. Kannan, C. Selvaraj and S.N. Mohanty, “Forecasting Energy Generation in Large Photovoltaic Plants using Radial Belief Neural Network”, Sustainable Computing: Informatics and Systems, Vol. 34, No. 2, pp. 1-17, 2021.

  • A.R. Suhas and M.M. Priyatham, “Heal Nodes Specification Improvement using Modified Chef Method for Group Based Detection Point Network”, International Journal of Pervasive Computing and Communications, Vol. 33, No. 2, pp. 1-12, 2021.

  • M. Ramkumar, R. Manikandan, K.S. Kumar and R.K. Kumar, “Intrusion Detection in Manets using Support Vector Machine with Ant Colony Optimization”, ICTACT Journals on Data Science and Machine Learning, Vol. 1, No. 1, pp. pp. 37-42, 2019.

  • Y. Bansal, C. Madhu and P. Kaur, “High Speed Vedic Multiplier Designs - A Review”, Recent Advances in Engineering and Computational Sciences, Vol. 2014, pp. 16, 2014.

  • S. Akhter, “VHDL Implementation of Fast NxN Multiplier based on Vedic Mathematic”, Proceedings of International Conference on Circuit Theory and Design, pp. 472-475, 2007.

  • R. Pushpangadan, V. Sukumaran and V. Sundar, “High Speed Vedic Multiplier for Digital Signal Processors”, IETE Journal of Research, Vol. 55, No. 6, pp. 282-286, 2009.

  • A. Kanhe, S.K. Das and A.K. Singh, “Design and Implementation of Floating Point Multiplier based on Vedic Multiplication Technique”, Proceedings of International Conference on Communication, Information and Computing Technology, pp. 1-4, 2012.

  • V. Kunchigik, L. Kulkarni and S. Kulkarni, “Pipelined Vedic-Array Multiplier Architecture”, International Journal of Image, Graphics and Signal Processing, Vol. 6, No. 6, pp. 58-67, 2014.

  • T. Karthikeyan, K. Praghash and K.H. Reddy, “Binary Flower Pollination (BFP) Approach to Handle the Dynamic Networking Conditions to Deliver Uninterrupted Connectivity”, Wireless Personal Communications, Vol. 121, No. 4, pp. 3383-3402, 2021.

  • S. Srimani, D.K. Kundu, S. Panda and B. Maji, “Implementation of High Performance Vedic Multiplier and Design of DSP Operations Using Vedic Sutra”, Proceedings of International Conference on ComputationalAdvancement in Communication Circuits and Systems, pp. 443-449, 2015.

  • S. Srimani, D.K. Kundu, S. Panda and B. Maji, “Implementation of Optimized High Performance 4x4 Multiplier using Ancient Vedic Sutra in 45 nm Technology”, Proceedings of International Conference on Devices, Circuits and Systems, pp. 1-6, 2014.

  • K.B. Jagannatha, H.S. Lakshmisagar and G.R. Bhaskar, “FPGA and ASIC Implementation of 16-Bit Vedic Multiplier Using Urdhva Triyakbhyam Sutra”, Proceedings of International Conference on Emerging Research in Electronics, Computer Science and Technology, pp. 31-38, 2014.

  • H. Sharma, G.K. Jindal, and P.R. Murthy, “Comparison Between Array Multiplier and Vedic Multiplier”, International Journal of Electronics and Communication Engineering and Technology, Vol. 8, No. 3, pp. 1-14, 2014.

  • M. Pradhan and R. Panda, “High Speed Multiplier using Nikhilam Sutra Algorithm of Vedic Mathematics”, International Journal of Electronics, Vol. 101, No. 3, pp. 300-307, 2014.

  • A. Tiwari and S. Lal, “An Approach Towards the HighEfficient and low Propagation Delay in Digital Processor”, International Journal of Electrical, Electronics and Computer Engineering, Vol. 6, No. 1, pp. 62-70, 2017.

  • J. Kumar, K. Selva, and R. Rahim, “Design and UVM Verification of High Speed ALU”, International Journal on Emerging Technologies, Vol. 10, No. 1, pp. 93-96, 2019.

  • G.G. Kumar and V. Charishma, “Design of High Speed Vedic Multiplier using Vedic Mathematics Techniques”, International Journal of Scientific and Research Publications, Vol. 2, No. 3, pp. 1-15, 2012.

  • R. Santhiya and M.T. Thamaraimanalan, “Power Gating Based Low Power 32 Bit BCD Adder using DVT”, International Journal for Scientific Research and Development, Vol. 3, No. 2, pp. 802-805, 2015.

  • R.K. Kodali, S.S. Yenamachintala and L. Boppana, “FPGA Implementation of 160-Bit Vedic Multiplier”, Proceedings of International Conference on Devices, Circuits and Communications, pp. 1-5, 2014.

  • C.Venkatesan, P. Karthigaikumar, A. Paul, S. Satheeskumaran and R. Kumar, “ECG Signal Preprocessing and SVM Classifier-Based Abnormality Detection in Remote Healthcare Applications”, IEEE Access, Vol. 6, pp. 9767-9773, 2018.

  • K. Praghash and T. Karthikeyan, “An Investigation of Garbage Disposal Electric Vehicles (GDEVs) Integrated with Deep Neural Networking (DNN) and Intelligent Transportation System (ITS) in Smart City Management System (SCMS)”, Wireless Personal Communications, Vol. 124, No. 2, pp. 1-20, 2021


Abstract Views: 128

PDF Views: 0




  • Effect Of Adder Circuits Over Multiplier Design Based On Vedic Mathematics

Abstract Views: 128  |  PDF Views: 0

Authors

Saurabh Singh
Department of Computer Science and Engineering, Bhilai Institute of Technology, India
Sunita Soni
Department of Computer Science and Engineering, Bhilai Institute of Technology, India

Abstract


Multiplication is critical for computers linked to cryptography or the ALU function. It consumes more chip area and time than the other ALU functions. The speed of the processor, coprocessor, or embedded system may depend on the multipliers’ speed. Nowadays, designing a small, high-performance multiplier is a critical challenge in computer architecture, cryptographic hardware design, and embedded system design. One of the better solutions is developing a digital multiplier design based on Vedic mathematical formula. The performance of the Digital Vedic Multiplier (DVM) is entirely dependent on the adder network. DVM is evaluated here using KS Adder and CLA Adder. There are several publications on this topic, but the primary shortcoming is that they focus exclusively on the DVM without addressing the influence of the adder circuit. This work aims to investigate the impact of the adder circuit on the space-speed trade-off inherent in the design of the DVM.

Keywords


Vedic Mathematics, Digital Vedic Multiplier, Adder, Urdhv Triyagyabhyam, Speed

References