Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

A Low Power DBI Based CRC Design Using GDI Technology


Affiliations
1 Department of ECE, B. V. Raju Institute of Technology, Narsapur, Andhra Pradesh, India
2 Department of CSE, B. V. Raju Institute of Technology, Narsapur, Andhra Pradesh, India
     

   Subscribe/Renew Journal


In this paper, we implemented the data bus inversion cyclic redundancy check using Gate Diffusion input technique. Initially to reduce signaling power in the single-ended interface Data Bus Inversion (DBI) is required, in which the state of the data to be transmitted may or may not be inverted prior to transmission. a new CRC methodology which is based on the DBI is to reduce the CRC calculation delay time and area overhead for high-speed memory devices. GDI logic is introduced as an alternative to CMOS logic. It is a low power design technique which offers the implementation of the logic function with fewer numbers of transistors. GDI gates provide reduced voltage swing at their outputs. In GDI based CRC no of transistors are reduced and power consumption and area is decreased.

Keywords

Cyclick Redundency Check, Data Bus Inversion, Gate Diffusion Input.
User
Subscription Login to verify subscription
Notifications
Font Size


  • A Low Power DBI Based CRC Design Using GDI Technology

Abstract Views: 475  |  PDF Views: 7

Authors

L. Babitha
Department of ECE, B. V. Raju Institute of Technology, Narsapur, Andhra Pradesh, India
Ch. Vandana
Department of ECE, B. V. Raju Institute of Technology, Narsapur, Andhra Pradesh, India
M. Swathi
Department of CSE, B. V. Raju Institute of Technology, Narsapur, Andhra Pradesh, India
U. Gnaneshwara Chary
Department of ECE, B. V. Raju Institute of Technology, Narsapur, Andhra Pradesh, India

Abstract


In this paper, we implemented the data bus inversion cyclic redundancy check using Gate Diffusion input technique. Initially to reduce signaling power in the single-ended interface Data Bus Inversion (DBI) is required, in which the state of the data to be transmitted may or may not be inverted prior to transmission. a new CRC methodology which is based on the DBI is to reduce the CRC calculation delay time and area overhead for high-speed memory devices. GDI logic is introduced as an alternative to CMOS logic. It is a low power design technique which offers the implementation of the logic function with fewer numbers of transistors. GDI gates provide reduced voltage swing at their outputs. In GDI based CRC no of transistors are reduced and power consumption and area is decreased.

Keywords


Cyclick Redundency Check, Data Bus Inversion, Gate Diffusion Input.

References