Open Access
Subscription Access
Employing Functional Analysis to Study Fault Models in VHDL
In this paper, VHDL & functional analysis is used to model and to study the effect of faults on gate level circuits respectively. The model is developed via abstraction of industry standard single stuck line (SSL) faults into the behavioral domain and the effects of these faults on gate level circuits are discussed.
Keywords
Fault Models, Behavioral Modeling, VHDL, Functional Analysis, RTL Synthesis, Stuck Faults.
User
Font Size
Information
Abstract Views: 123
PDF Views: 0