Journal of Scientific and Industrial Research

Open Access Open Access  Restricted Access Subscription Access

Sustainable and Short-Range Communication Techniques for Smart Industry Environment


Affiliations
1 Department of ECE, Sir C. R. Reddy College of Engineering, Eluru 534 007, Andhra Pradesh, India
2 Department of ECE, Gudlavalleru Engineering College, Gudlavalleru, Vijayawada, Andhra Pradesh 521 356, India
 

The industries of the future, call for unprecedented flexibility whereas, the communication technology intervention is the best solution. For sustainable development goals in industry automation demand Dedicated Short-range Communication (DSRC) with Intelligent Transportation Systems (ITS). One of these systems' view point is the regular dissemination of safety messages. Integrating this technology with the existing Industry automation is a technical challenge. Integration also involves in imparting intelligence through digitalization of communication. With a cost of overhead power, Error Controlling Codes (ECC) provides a reliable and error-free DSRC communication system. In this paper, low power and secure digital VLSI architecture is presented to meet the sustainable integrated communication technology on chip circuitry for industry 4.0. The circuit's performance is measured in Cadence utilizing 18 nm FinFET-based ECRL adiabatic logic. The design provides maximum power savings of 99.49% over reported values for CMOS and 99.41% for pass transistor implementation. The adiabatic logic circuits constructed with ECRL are shown to have consistent peak current traces and hence can survive differential power analysis (DPA) attacks, resulting in improved circuit security.

Keywords

DSRC, Error Control, Hamming Code, Adiabatic Logic.
User
Notifications
Font Size

  • Davide B, Luca B & Giovanni D M, Error control schemes for on-chip communication links: The energy–reliability tradeoff, IEEE Trans Comput Aided Des Integr Circuits Syst, 24 (6) (2005) 818–831.

  • Chennakesavulu M, Jayachandra Prasad T & Sumalatha V, Improved performance of error controlling codes using pass transistor logic, Int J Circuits Syst Signal Process, 37 (1) (2017) 1145–1161. https://doi.org/10.1007/s00034-017-0596-4

  • Dhanya V & Martin R, An efficient computerized error control transceiver system for DSRC applications, ICSPC, (2017) 112–116. https://doi.org/10.1109/CSPC.2017.8305819.

  • Lin C W & Vincentelli A S, Security-Aware Design for Cyber-Physical Systems: A Platform Based Approach (Springer Cham) 2017, 1–99. https://doi.org/10.1007/978-3-319-51328-7.

  • Xinzhou W, Sundar S, Guha R, Robert G W, Junyi Li, Kevin W L, Bucceri A & Zhang T, Vehicular communications using DSRC: Challenges, enhancements and evolution, IEEE J Sel Areas Commun, 31 (9) (2013) 399–408.

  • Kenney J B, Dedicated short-range communications (DSRC) standards in the United States, Proc IEEE, 99(7) (2011) 1162–1182.

  • Muttreja A, Agarwal N, & Jha N K, CMOS logic design with independent-gate FinFETs, IEEE 25th Int Conf on Comput Design (IEEE) 2007, 560–567.

  • Sherif A T & Volkan K, Low-power and compact sequential circuits with independent-gate FinFETs, IEEE TransElectron Devices, 55(1) (2008), 60–70. https://doi.org/10.1109/TED.2007.911039.

  • Teichmann P, Adiabatic logic, Springer Ser Adv Microelectron, (2012) 5–22, https://doi.org/10.1007/978-94-007-2345-0_2.

  • Athas W C, Sevensson L J, Koller J G, Tzartzains N & Chou E Y C, Low-power digital systems based on adiabatic switching principles, IEEE Trans VLSI Syst, 2(4) (1994) 398–407. https://doi.org/10.1109/92.335009.

  • Lee Y H & Pan C W, Fully reused VLSI architecture of FM0/Manchester encoding using the SOLS technique for DSRC applications, IEEE Trans Very Large Scale Integr VLSI Syst, 23(1) (2015) 18–29. https://doi.org/10.1109/TVLSI.2014.2299532

  • Moon Y & Jeong D K, An efficient charge recovery logic circuit, IEEE J Solid-State Circuits, 31(4) (1996) 514–522, https://doi.org/10.1109/4.499727

  • Thapliyal H, Varun T S S & Kumar S D, Adiabatic computing based low-power and DPA-resistant lightweight cryptography for IoT devices, In 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (IEEE) 2017, 621–626. https://doi.org/10.1109/ISVLSI.2017.115

  • Raghav H S, Bartlett V A & Kale I, A novel power analysis attack resilient adiabatic logic without charge sharing, Euro Conf on Circuit Theory and Design (ECCTD) (IEEE) 2017, 1–4. https://doi.org/10.1109/ECCTD.2017.8093262.

  • Kumar S D, Himanshu T, Azhar Md & Kalyan S P, Design exploration of a symmetric pass gate adiabatic logic for energy efficient and secure hardware, Integration (Amst), 58 (2017) 369–377.


Abstract Views: 49

PDF Views: 56




  • Sustainable and Short-Range Communication Techniques for Smart Industry Environment

Abstract Views: 49  |  PDF Views: 56

Authors

Radha Kollipara
Department of ECE, Sir C. R. Reddy College of Engineering, Eluru 534 007, Andhra Pradesh, India
Venkata Nagaratna Tilak Alapati
Department of ECE, Gudlavalleru Engineering College, Gudlavalleru, Vijayawada, Andhra Pradesh 521 356, India

Abstract


The industries of the future, call for unprecedented flexibility whereas, the communication technology intervention is the best solution. For sustainable development goals in industry automation demand Dedicated Short-range Communication (DSRC) with Intelligent Transportation Systems (ITS). One of these systems' view point is the regular dissemination of safety messages. Integrating this technology with the existing Industry automation is a technical challenge. Integration also involves in imparting intelligence through digitalization of communication. With a cost of overhead power, Error Controlling Codes (ECC) provides a reliable and error-free DSRC communication system. In this paper, low power and secure digital VLSI architecture is presented to meet the sustainable integrated communication technology on chip circuitry for industry 4.0. The circuit's performance is measured in Cadence utilizing 18 nm FinFET-based ECRL adiabatic logic. The design provides maximum power savings of 99.49% over reported values for CMOS and 99.41% for pass transistor implementation. The adiabatic logic circuits constructed with ECRL are shown to have consistent peak current traces and hence can survive differential power analysis (DPA) attacks, resulting in improved circuit security.

Keywords


DSRC, Error Control, Hamming Code, Adiabatic Logic.

References