Indian Journal of Science and Technology

Open Access Open Access  Restricted Access Subscription Access

Robust Design of Differential Amplifier with Diode-connected Voltage Reference


Affiliations
1 Department of Electronics and Communication Engineering, Birla Institute of Technology (Deemed University), Mesra, Ranchi, Jharkhand – 835215, India
 

Objectives: The impact of process, voltage and temperature (PVT) variations on the voltage gain of a CMOS differential amplifier is investigated. Methods and analysis: Appropriate biasing is provided using diode-connected MOS voltage dividers. These dividers are less bulky as compared to their resistive counterparts, save chip area and provide better performance when subjected to variations. In addition, the transistors are sized suitably to minimize the effect of threshold voltage modulation in short-channel devices. Findings: The sensitivity parameters for the voltage gain are modeled and their dependences are studied. All simulation results have been performed using Virtuoso Analog Design Environment of Cadence @ 45-nm technology node. Application/ Improvement: Diode-connected MOS voltage dividers are used to bias the amplifier which provide immunity against PVT variations and hence improve system performance.

Keywords

Aspect Ratio, Differential, Gain, MOS Divider, Saturation, Sensitivity, Variability.
User

Abstract Views: 203

PDF Views: 0




  • Robust Design of Differential Amplifier with Diode-connected Voltage Reference

Abstract Views: 203  |  PDF Views: 0

Authors

Swapnil Sourav
Department of Electronics and Communication Engineering, Birla Institute of Technology (Deemed University), Mesra, Ranchi, Jharkhand – 835215, India
Rishab Mehra
Department of Electronics and Communication Engineering, Birla Institute of Technology (Deemed University), Mesra, Ranchi, Jharkhand – 835215, India
Aminul Islam
Department of Electronics and Communication Engineering, Birla Institute of Technology (Deemed University), Mesra, Ranchi, Jharkhand – 835215, India

Abstract


Objectives: The impact of process, voltage and temperature (PVT) variations on the voltage gain of a CMOS differential amplifier is investigated. Methods and analysis: Appropriate biasing is provided using diode-connected MOS voltage dividers. These dividers are less bulky as compared to their resistive counterparts, save chip area and provide better performance when subjected to variations. In addition, the transistors are sized suitably to minimize the effect of threshold voltage modulation in short-channel devices. Findings: The sensitivity parameters for the voltage gain are modeled and their dependences are studied. All simulation results have been performed using Virtuoso Analog Design Environment of Cadence @ 45-nm technology node. Application/ Improvement: Diode-connected MOS voltage dividers are used to bias the amplifier which provide immunity against PVT variations and hence improve system performance.

Keywords


Aspect Ratio, Differential, Gain, MOS Divider, Saturation, Sensitivity, Variability.



DOI: https://doi.org/10.17485/ijst%2F2016%2Fv9i44%2F125289