Open Access Open Access  Restricted Access Subscription Access

Analysis of High Performance Parallel Computing Instruction Sets


Affiliations
1 School of Computer Science, Engineering and Applications, Bharathidasan University, Trichy - 620024, Tamil Nadu, India
2 School of Computer Science, Engineering and Applications, Bharathidasan University, Trichy - 620024, Tamil Nadu, India
3 6th SENSE, An Advanced Research and Scientific Experiment Foundation, kumbakonam - 612001 Tamil Nadu, India
 

This study explores existing design principles of the processor architecture and identifies future design approach that will help to solve existing business problems that are operable on the scalable environment. We considered the two broader classifications of the instruction sets- RISC and CISC and analyzed the ways to improve the performance of the existing processor design approach. Findings show that all the design principles have been made for different engineering level points to work on the different kinds of task that are specific to the respective fields and SIMD data can be handled well in vector processing environments. Improvements can be made while choosing the design environment based on the business problem and significant design improvement can make to overcome the existing performance-related issues.

Keywords

CISC, MIMD, MISD, RISC, SIMD, SISD, Vector Processing, VLIW.
User

Abstract Views: 275

PDF Views: 0




  • Analysis of High Performance Parallel Computing Instruction Sets

Abstract Views: 275  |  PDF Views: 0

Authors

M. Balamurugan
School of Computer Science, Engineering and Applications, Bharathidasan University, Trichy - 620024, Tamil Nadu, India
S. Vijaykumar
School of Computer Science, Engineering and Applications, Bharathidasan University, Trichy - 620024, Tamil Nadu, India
S.G. Saravanakumar
6th SENSE, An Advanced Research and Scientific Experiment Foundation, kumbakonam - 612001 Tamil Nadu, India

Abstract


This study explores existing design principles of the processor architecture and identifies future design approach that will help to solve existing business problems that are operable on the scalable environment. We considered the two broader classifications of the instruction sets- RISC and CISC and analyzed the ways to improve the performance of the existing processor design approach. Findings show that all the design principles have been made for different engineering level points to work on the different kinds of task that are specific to the respective fields and SIMD data can be handled well in vector processing environments. Improvements can be made while choosing the design environment based on the business problem and significant design improvement can make to overcome the existing performance-related issues.

Keywords


CISC, MIMD, MISD, RISC, SIMD, SISD, Vector Processing, VLIW.



DOI: https://doi.org/10.17485/ijst%2F2016%2Fv9i48%2F135579