Open Access Open Access  Restricted Access Subscription Access

Low Power Non-Volatile 7T1M Subthreshold SRAM Cell


Affiliations
1 Department of Electrical Engineering, Jamia Millia Islamia, New Delhi-110 025, India
2 Department of E & C, Jamia Millia Islamia, New Delhi-110 025, India
 

A new modified 7T1M non-volatile SRAM cell is presented in this paper for low power applications at subthreshold voltage (very low voltage) simply by connecting the memristor directly with storage node which is acting as storage element and adding a transistor in between the two storage nodes with feedback connection gives better performance in terms of average delay, read /write operations and RSNM/WSNM. The memristor based circuits are simulated at subthreshold is a new insight and a new effort in technology made with improvement of approximately 61% and 23% of RSNM and WSNM respectively compared to existing memory cell 7T1M and power dissipation is decreased by 66% whereas read delay and write delay obtained is nominal. Moreover, It has also simulated an adjusting 6T2M and conventional 6T at subthreshold voltage i.e. VDD=0.3V to compare its stability behaviour at lower supply voltage.

Keywords

Memristance, Subthreshold, SRAM Cell, Memristor, Voltage Scaling, Stability, Power Dissipation.
User
Notifications
Font Size

  • Strukov, Dmitri B, Gregory S S, Duncan R S & Williams R S, Nature, 453 (2008) 80.
  • Pal S & Islam A, IEEE Trans Dev Mater Reliab, 16 (2016) 172.
  • Ahmad S, Naushad A & Hasan Md, AEU-Int J Electron Commun, 83 (2018) 366.
  • Kim T H, Jason L, John K & Kim C H, IEEE Int Symp, (2008) 2574.
  • Ramani, Ramnath A & Ken C, IEEE Int Conf, (2011) 1.
  • Zhai B, Scott H, David B & Dennis S, IEEE J Solid-State Circuits, 43 (2008) 2338.
  • Calhoun B H & Chandrakasan A P, IEEE J Solid-State Circuits, 42 (2007) 680.
  • Razavipour G, Ali A K & Massoud P, IEEE Trans Very Large Scale Integr Syst, 17 (2009) 1551.
  • Islam A, Hasan Md & Tughrul A, Int J Electron, 99 (2012) 1223.
  • Wei W, Aaron G, Zheng W, Tze W C, Shinobu F, Peter G, Yoshio N & Simon W, IEDM Tech Dig, (2006) 1.
  • Amara A, Vladimirescu A, Anghel C & Thomas O, IEEE Faible Tension Faible Consomm, (2014) 1.
  • Wei W, Kazuteru N, Jie H & Fabrizio L, IEEE Trans Nanotechnol, 13 (2014) 905.
  • Peng C, Songsong X, Wenjuan L, Jingbo Z, Xiulong W, Junning C & Zhiting L, IEEE Trans Very Large Scale Integr Syst, 26 (2017) 584.
  • Ho Pa W, Haider A F A & Kumar T N, J Semicond, 37 (2016) 104002.
  • Sheu S S, Chia C K, Meng F C, Pei L T, Lin C S, Min C W, Chih H L, et al., Proc IEEE Asian Solid-State Circuits Conf, (2013) 245.
  • Chiu P F, Meng F C, Che W W, Ching H C, Shyh S S, Yu S C & Ming J T, IEEE J Solid-State Circuits, 47 (2012) 1483.
  • Tosson A M, Adam N, Mohab A & Lan W, Int Great Lakes Symp VLSI, (2016) 239.
  • LTSPICE SOFTWARE [open access online]. Available at https://ltspice-iv.en.lo4d.com.
  • Biolek Z, Dalibor B & Viera B, Radioengineering, 18 (2009).
  • Biolek D, Massimiliano D V & Yuriy V P, Radioengineering, 22 (2013) 945.
  • Abdalla H & Matthew D P, IEEE Int Symp Circuits Syst (ISCAS), (2011) 1832.
  • Islam A & Hasan Md, IEEE Trans Electron Dev, 59 (2012) 631.
  • Islam A & Hasan Md, IIUM Eng J, 12 (2011) 13.
  • Predictive Technology Model. [Online]. Available: http://ptm. asu.edu/
  • Louis V J & Pandey J G. In International Symposium on VLSI Design and Test, (2019) 579.
  • Eshraghian K, Cho K R, Omid K, Kang S K, Derek A & Kang S M S, IEEE Trans Very Large Scale Integr Syst, 19 (2010) 1407.
  • Reddy M M, Sailaja M & Babulu K, ARPN J Eng Appl Sci, 13 (2018) 1443.

Abstract Views: 86

PDF Views: 67




  • Low Power Non-Volatile 7T1M Subthreshold SRAM Cell

Abstract Views: 86  |  PDF Views: 67

Authors

Zeba Mustaqueem
Department of Electrical Engineering, Jamia Millia Islamia, New Delhi-110 025, India
Abdul Quaiyum Ansari
Department of Electrical Engineering, Jamia Millia Islamia, New Delhi-110 025, India
Md. Waseem Akram
Department of E & C, Jamia Millia Islamia, New Delhi-110 025, India

Abstract


A new modified 7T1M non-volatile SRAM cell is presented in this paper for low power applications at subthreshold voltage (very low voltage) simply by connecting the memristor directly with storage node which is acting as storage element and adding a transistor in between the two storage nodes with feedback connection gives better performance in terms of average delay, read /write operations and RSNM/WSNM. The memristor based circuits are simulated at subthreshold is a new insight and a new effort in technology made with improvement of approximately 61% and 23% of RSNM and WSNM respectively compared to existing memory cell 7T1M and power dissipation is decreased by 66% whereas read delay and write delay obtained is nominal. Moreover, It has also simulated an adjusting 6T2M and conventional 6T at subthreshold voltage i.e. VDD=0.3V to compare its stability behaviour at lower supply voltage.

Keywords


Memristance, Subthreshold, SRAM Cell, Memristor, Voltage Scaling, Stability, Power Dissipation.

References