AIRCC's International Journal of Computer Science and Information Technology

The PDF file you selected should load here if your Web browser has a PDF reader plug-in installed (for example, a recent version of Adobe Acrobat Reader).

If you would like more information about how to print, save, and work with PDFs, Highwire Press provides a helpful Frequently Asked Questions about PDFs.

Alternatively, you can download the PDF file directly to your computer, from where it can be opened using a PDF reader. To download the PDF, click the Download link above.

Fullscreen Fullscreen Off


Partial reconfiguration allows time-sharing of physical resources for the execution of multiple functional modules by swapping in or out at run-time without incurring any system downtime. This results in dramatically increase in speed and functionality of FPGA based system. This paper presents the designing an interface controller through UART for execution&implementation of reconfigurable modules (RM) on Xilinx Virtex-4(XC4VFX12), (XC4VFX20) and (XC4VFX60) devices. To verify partial reconfiguration execution at run-time an interface has been designed to make user interaction with the system at run-time. Interface design includes the controllers for controlling the flow of data to and from the reconfigurable modules to the external world (host environment) through busmacros. The controller is designed as static module. All the static as well as dynamic modules are designed and simulated to verify the functionality with supporting simulation tool using ModelSim-6.0d and synthesized with Xilinx 9.1.02i_PR10 (ISE).

Keywords

Reconfigurable Computing Systems, Partial Reconfiguration, FPGA, Reconfigurable Modules, Busmacros.
User
Notifications
Font Size