Open Access
Subscription Access
Open Access
Subscription Access
Pattern and Position Dependent Gate Leakage and Reduction Technique
Subscribe/Renew Journal
The leakage power has become a vital downside in modern VLSI technology, with the advent in the area of high performance chips and portable electronics. Thus it is necessarily to invest more time and effort in designing low power chip without sacrificing its high performance. This paper describes a steady state gate leakage based on position and biasing states. As a basic reference universal gates are selected and compared the gate leakage of conventional NAND and NOR gate using 180nm TSMC technology. It is shown that the overall leakage in a NAND -gate is smaller than in a NOR gate if equal size transistors are used. It also compares the leakage value of proposed leakage reduction techniques with conventional NAND gate. Simulation results shows up to 88% in average gate leakage reduction with modified techniques.
Keywords
Leakage Power, Gate Leakage, QMDT, Direct Tunneling.
Subscription
Login to verify subscription
User
Font Size
Information
- S. Borkar, “Design Challenges of Technology Scaling”, IEEE Micro, Vol. 19, No. 4, pp. 23-29, 1999.
- Siva G. Narendra and Anantha P. Chandrakasan, “Leakage in Nanometer CMOS Technologies”, Springer, 2006.
- Gordon E. Moore, “No Exponential is Forever: But “Forever” can be Delayed”, Proceedings of IEEE International Solid State Circuits Conference, Vol. 1, pp. 20-23, 2003.
- Neeraj Kr. Shukla, R.K. Singh and Manisha Pattanaik, “Design and Analysis of a Novel Low Power SRAM Bit-Cell Structure at Deep–Sub-Micron CMOS Technology for Mobile Multimedia Applications”, International Journal of Advanced Computer Science and Applications, Vol. 2, No. 5, pp. 43-49, 2011.
- P.R. Anand and P. Chandra Sekhar, “Reduce Leakage Currents in Low Power SRAM Cell Structures”, Proceedings of 9th International Symposium on Parallel and Distributed Processing with Applications Workshops, pp. 33-38, 2011.
- G. Razavipour, A. Afzali - Kusha and M. Pedram, “Design and Analysis of Two Low-Power SRAM Cell Structures”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 17, No. 10, pp. 1551-1555, 2009.
- W. Kirklen Henson, Nian Yang, Stefan Kubicek, Eric M. Vogel, Jimmie J. Wortman, Kristen De Meyer and Abdalla Naem, “Analysis of Leakage Currents and Impact on Off-State Power Consumption for CMOS Technology in the 100nm Regime”, IEEE Transactions on Electron Devices, Vol. 47, No. 7, pp. 1393-1400, 2000.
- “International Technology Roadmap for Semi-Conductors”, http://mprc.pku.edu.cn/courses/architecture/autumn2007/ExecSum.pdf /, 2001.
- Kaushik Roy, Saibal Mukhopadhyay and Hamid Mahmoodi-Meimand, “Leakage Tolerant Mechanisms and Leakage Reduction Techniques in Deep-Submicron CMOS Circuits”, Proceedings of the IEEE, Vol. 91, No. 2, pp. 305-327, 2003.
- R.M. Rao, J.L. Burns, A. Devgan and R.B. Brown, “Efficient Techniques for Gate Leakage Estimation”, Proceedings of International Symposium on Low Power Electronics and Design, pp. 100-103, 2003.
- Angshuman Chakraborty and Sambhu Nath Pradhan, “A Technique to Reduce Gate Leakage of CMOS Circuit at Submicron Technology”, International Journal of Advanced Computer Engineering and Architecture, Vol. 2, No. 2, pp. 107-114, 2012.
- Angshuman Chakraborty and Sambhu Nath Pradhan, “Two New Techniques to Reduce Gate Leakage at 65nm Technology”, Proceedings of 5th International Conference on Computers and Devices for Communication, 2012.
Abstract Views: 289
PDF Views: 0