Reason-A Technical Journal (Formerly Reason-A Technical Magazine)

Open Access Open Access  Restricted Access Subscription Access

Triple Material Surrounding Gate MOSFET for Suppression of SCES


Affiliations
1 Department of Electronics and Communication Engineering, Kalyani Government Engineering College, Kalyani-741 235, India
2 Department of Electronics and Tele-Communication Engineering, Jadavpur University, Kolkata-700 032, India
 

Continuous downscaling of conventional MOSFETs suffers from various detrimental shortchannel effects (SCEs). A combination of novel device structures and material property improvement can overcome the SCEs in order to sustain the historical cadence of scaling. In this paper, a comprehensive analysis on the effect of downscaling in the performance of a novel gate-engineered Triple Material (TM) Surrounding Gate (SRG) Metal Oxide Semiconductor Field Effect Transistor (MOSFET) is presented. With the help of device simulator Silvaco ATLAS, the effect of variation of the radius (R) and the channel length (Lg) on the surface potential, the Electric Field and the drain current is reported in order to provide an enticement for future theoretical studies and experimental researches of the critical aspects of the gate-engineered surrounding gate MOSFET. Results indicate that a trade-off between gate length Lg and channel radius R is necessary to achieve higher immunity against SCEs with a lower OFF-state leakage current to find its usage in ultra low-power applications.

Keywords

Nano-Scale MOSFET, SCEs, TCAD, SRG MOSFET, Triple Material Gate, Gate Engineering.
User
Notifications
Font Size


  • Iwai, H., Roadmap for 22 nm and Beyond, Microelectronic Engineering, Vol. 86, No. 7-9, pp.1520-1528, 2009

  • Sarkar, A., De, S., Dey, A. and Sarkar, C.K., A New Analytical Subthreshold Model of SRG MOSFET with Analogue Performance Investigation, International Journal of Electronics, Vol. 99, No. 2, pp.267-283, 2012.

  • Zhou, X., Exploring The Novel Characteristics of Hetero-Material Gate Field-Effect Transistors (HMGFETs) with Gate-Material Engineering, IEEE Transactions on Electron Devices, Vol. 47, No. 1, pp.113-120, 2000

  • Long, W., Ou, H., Kuo, J.-M., and Chin, K.K., Dual material gate (DMG) Field Effect Transistor, IEEE Transactions on Electron Devices, Vol. 46, No. 5, pp.865–870, 1999

  • Na, K., Kim, and Y., Silicon Complementary Metal-Oxide-Semiconductor Field-Effect Transistors with Dual Work Function Gate, Japanese Journal of Applied Physics, Vol. 45, No. 12, pp.9033–9036, 2006

  • Saxena, M., Haldar, S., Gupta, M., and Gupta, R.S., Physics-Based Analytical Modeling of Potential And Electrical Field Distribution in Dual Material Gate (DMG)-MOSFET for Improved Hot-Electron Effect And Carrier Transport Efficiency, IEEE Transactions on Electron Devices, Vol. 49, , No. 11, pp.1928–38, 2002

  • Kumar, M.J., and Chaudhry, A., Two-Dimensional Analytical Modeling of Fully Depleted Dual-Material Gate (DMG) SOI MOSFET and Evidence for Diminished Short-Channel Effects, IEEE Transactions on Electron Devices, Vol. 51, No. 4, pp.569-574, 2004

  • Beneventi, G. B., Gnani, E., Gnudi, A., Reggiani, S., and Baccarani, G., Dual-Metal-Gate InAs Tunnel FET with Enhanced TurnOn Steepness and High On-Current, IEEE Transactions on Electron Devices, Vol. 61, No. 3, pp.776-784, 2014

  • Chaujar, R., Kaur, R., Saxena, M., Gupta, M., and Gupta, R.S., TCAD Assessment of Gate Electrode Workfunction Engineered Recessed Channel (GEWE-RC) MOSFET and Its Multilayered Gate Architecture—Part I: Hot-Carrier-Reliability Evaluation, IEEE Transactions on Electron Devices, Vol. 55, No. 10, pp. 2602-2613, 2008

  • Chaudhury, A., and Kumar, M.J., Controlling Short-channel Effects in Deep Submicron SOI MOSFETs for Improved Reliability: A Review, IEEE Trans. on Device and Materials Reliability, Vol. 4, No. 1, pp. 99-109, 2004

  • Saxena, M., Haldar, S., Gupta, M., and Gupta, R.S., Physics-based Modeling And Simulation of Dual-Material Gate Stack (DUMGAS) MOSFET, Electronics Letters, Vol. 39, No. 1, pp.155–157, 2003

  • Baishya, S., Mallik. A., and Sarkar, C.K., A Pseudo Two-Dimensional Subthreshold Surface Potential Model for Dual-Material Gate MOSFETs, IEEE Transactions on Electron Devices, Vol. 54, No. 9, pp.2520-2525, 2007

  • Kasturi, P., Saxena, M., Gupta, M., and Gupta, R.S., Dual-Material Double-Layer Gate Stack SON MOSFET: A Novel Architecture for Enhanced Analog Performance—Part II: Impact of Gate-Dielectric Material Engineering, IEEE Transactions on Electron Devices, Vol. 55, No. 1, pp.382-387, 2008

  • Reddy, G.V., and Kumar, M.J., A New Dual-Material Double-Gate (DMDG) Nanoscale SOI MOSFET – Two-Dimensional Analytical Modeling And Simulation, IEEE Transactions on Electron Devices, Vol. 4, No. 2, pp.260–268, 2005

  • Chiang, T., A New Compact Subthreshold Behavior Model For Dual-Material Surrounding Gate (DMSG) MOSFET, Solid State Electronics, Vol. 53, No. 5, pp.490–496, 2009

  • Vishnoi, R., and Kumar, M.J., Compact Analytical Model of Dual Material Gate Tunneling Field-Effect Transistor Using Interband Tunneling and Channel Transport, IEEE Transactions on Electron Devices, Vol. 61, No. 6, pp.1936-1942, 2014

  • Lou, H., Zhang, L., Zhu, Y., Lin, X., Yang, S., He, J., and Chan, M., A Junctionless Nanowire Transistor with a Dual-Material Gate, IEEE Transactions on Electron Devices, Vol. 59, No. 7, pp.1829-1836, 2012

  • Sarkar, A., Das, A.K., De, S., and Sarkar, C.K., Effect of Gate Engineering In Double-Gate Mosfets For Analog/RF Applications, Microelectronics Journal, Vol. 43, No. 11, pp.873–882, 2012

  • Polishchuk, I., Ranade, P., King, T.J., and Hu, C., Dual Work Function Metal Gate CMOS Technology Using Metal Interdiffusion, IEEE Electron Device Letter, Vol. 22, No. 9, pp.444–446, 2001

  • Lee, J., Suh, Y.S., Lazar, H., Jha, R., Gurganus, J., Lin, Y., and Misra, V., Compatibility of Dual Metal Gate Electrodes With High-K Dielectrics For CMOS, IEEE International Electron Devices Meeting, IEDM ’03 Technical Digest, pp.323–326, 2003

  • Tiwari, P.K., Dubey, S., Singh, M., and Jit, S., A Two-Dimensional Analytical Model for Threshold Voltage Of Short Channel Triple-Material Double-Gate Metal-Oxide-Semiconductor Field Effect Transistors. Journal of Applied Physics, Vol. 108, No. 7, pp. 074508-074508-8, 2010

  • Goel, K., Saxena, M., Gupta, M., and Gupta, R.S., Modeling And Simulation Of A Nanoscale Three-Region Tri-Material Gate Stack (TRIMGAS) MOSFET for Improved Carrier Transport Efficiency And Reduced Hot-Electron Effects, IEEE Transactions on Electron Devices, Vol. 53, No. 7, pp. 1623–33, 2006

  • Li, C., Zhuang, Y., Han, R., and Jin, G., Subthreshold Behavior Models for ShortChannel Junctionless Tri-Material Cylindrical Surrounding-Gate MOSFET, Microelectronics Reliability, Vol. 54, No. 6-7, pp.1274-1281, 2014

  • Mondal, S., Naru, D., Sarkar, A., and Sarkar, C.K., An Analytical Surface Potential Based Threshold Voltage model of Triple Material Surrounding Gate Schottky Barrier MOSFET, Journal of computational and theoretical nanoscience, Vol. 12, No. 2, pp.1-9, 2015

  • Device simulator ATLAS user manual: Silvaco Int , Santa Clara, CA http://www silvaco com, Date of Access: 26/05/2013

  • ITRS: International Technology Roadmap for Semiconductors http://www itrs net (2013), Date of Access: 08/09/2015

  • Cousin, B., Reyboz, M., Rozeau, O., Jaud, M.-A., Ernst, T., and Jomaah, J., A Unified Short-Channel Compact Model for Cylindrical Surrounding-Gate MOSFET, Solid State Electronics, Vol. 56, No. 1, pp.40-46, 2011.


Abstract Views: 787

PDF Views: 142




  • Triple Material Surrounding Gate MOSFET for Suppression of SCES

Abstract Views: 787  |  PDF Views: 142

Authors

Angsuman Sarkar
Department of Electronics and Communication Engineering, Kalyani Government Engineering College, Kalyani-741 235, India
Chandan Kr. Sarkar
Department of Electronics and Tele-Communication Engineering, Jadavpur University, Kolkata-700 032, India

Abstract


Continuous downscaling of conventional MOSFETs suffers from various detrimental shortchannel effects (SCEs). A combination of novel device structures and material property improvement can overcome the SCEs in order to sustain the historical cadence of scaling. In this paper, a comprehensive analysis on the effect of downscaling in the performance of a novel gate-engineered Triple Material (TM) Surrounding Gate (SRG) Metal Oxide Semiconductor Field Effect Transistor (MOSFET) is presented. With the help of device simulator Silvaco ATLAS, the effect of variation of the radius (R) and the channel length (Lg) on the surface potential, the Electric Field and the drain current is reported in order to provide an enticement for future theoretical studies and experimental researches of the critical aspects of the gate-engineered surrounding gate MOSFET. Results indicate that a trade-off between gate length Lg and channel radius R is necessary to achieve higher immunity against SCEs with a lower OFF-state leakage current to find its usage in ultra low-power applications.

Keywords


Nano-Scale MOSFET, SCEs, TCAD, SRG MOSFET, Triple Material Gate, Gate Engineering.

References





DOI: https://doi.org/10.21843/reas%2F2015%2F1-8%2F108322